oscillator output varies from 2.ldBm (1.62mW) at 3.75GHz to 17.7dBm (58.9mW) at 3.787GHz. The DC to RF efficiency varies from 1.5% at 3.75GHz to 21.4% at 3.787GHz. The isolation signal has a minimum at 3.77GHz of 45.5dBm, this is equivalent to 55.7dB isotation. The isolation is better than 30dB across the whole band and this could be improved by using broadband constant phase shift networks, such as Schiffman phase shifters.
Conclusion:
A novel simultaneous transmit-receive active array has been described using dual linear polarisation and sequential rotation to achieve very high values of transmit-recieve isolation. The sequential rotation technique, while leading to increased isolation, has been found to require very repeatable active patches and this can be difficult to achieve in practice. A best case transmit-receive isolation of 55dB has been obtained with an array output power of 10dBm. These results show the possibility of using larger arrays of this type in the microwave or millimetric bands for short range communication or radar systems.
5V, 8 bit, 100MS/s fully differential CMOS sample-and-hold amplifier
Chun-Chieh Chen and Hen-Wai Tsao AID converters to reduce the distortion due to nonlinear junction capacitance and errors resulting from clock and input propagation delay mismatch, has also received more and more attention.
In the literature, monolithic sample-and-hold amplifiers have been demonstrated to operate up to lOOMHz using either bipolar or BiCMOS technology [l, 21, but the sampling rate achievable with CMOS has been limited to 5OMHz [3, 41 . Today, when CMOS is still the major part of semiconductor's production, it is our goal in this Letter to use the CMOS process to design a faster sample-and-hold amplifier.
In this Letter we design a fully differential CMOS SHA based on the fully differential 'gain-enhanced unity-gain amplifier'. The simulated and measured performance of the proposed circuit are also presented.
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Fig. 1 Gain enhanced unity gain amplifier based fully differential sample-and-hold amplifier circuit
Fully dgerential CMOS sample/hold amplifier: Due to many limitations caused by the stability of a closed-loop SHA [5], we are urged to change our focus again to open-loop SHA. However to overcome the unavoidable clock-feedthrough problem in an openloop SHA, we adopted the fully differential structure to eliminate the clock-feedthrough errors. At the same time, to keep the operation speed of the proposed SHA as high as possible, we employ the 'gain-enhanced unity-gain amplifier' to replace the conventional op-amp-based unity-gain buffer. The circuit we designed and the correspondmg device aspect ratios and multipliers are shown as Fig. 1 , where M1 -M8, M9 -M16 construct the frontstage and the post-stage 'gain-enhanced unity-gain amplifier' without the need for common-mode feedback circuits. Using the small signal analysis, we can derive the differential-mode gain of the amplifier as: From the above equation, it is obvious that the differentialmode gain can be easily tuned to unity by adjusting the bias
No. 4 287 voltage V,,,,.
That is the reason why we call it the 'gain-enhanced unity-gain amplifier'. 
150.2dB (~8 b i t s )
IPower consumption 153mW
Sample-and-hold amplifier performance results: To demonstrate the performance of our proposed circuit, the fully differential CMOS SHA shown in Fig. 1 is simulated by HSPICE using 0 . 8~ Nwell, DPDM CMOS process parameters with a single 5V power supply. The bias voltage V,,,, is 3.5V. The simulation results for a lOMHz sinusoidal input and lOOMHz sampling clock rate are listed in Table 1 and the waveforms are shown in Fig. 2 . The microphotograph of the proposed SHA circuit is shown in Fig. 3 . The measured single-ended signallnoise ratio (SNR) for a lOMHz sinusoidal input and lOOMHz sampling clock rate is 27.21dB, which agrees well with the simulated results (27.44dB).
Fig. 3 Microphotograph of SHA
Conclusion: A 'gain-enhanced unity-gain amplifier'-based openloop fully-differential CMOS sample-and-hold amplifier has been presented. It avoids the stability problem caused by the closedloop structure and achieves a sampling rate and an accuracy of 1OOMSis and 8 bit, respectively. It is particularly useful in highspeed data acquisition systems implemented using the most popular CMOS process. Introduction: A prerequisite for a solid engineering design of resonant converters [l -31 is a good model that describes their operation in the time as well as in the frequency domain. Two basic approaches have been used hitherto to develop such models. One approach applies analytical relationships to derive the expressions that describe the behaviour of a given converter in the various domains [4] . A second approach developed by Steigenvald [4 uses the first harmonics approximation and the Ra, concept. By this, the converter is described as a simple resonant network with a load-dependent damping (or quality) factor which can then be examined by basic (steady-state) network equations. The limitation of the second approach is the difficulty of applying it to more than just the steady-state (DC) voltage ratio relationships. In this study we overcome this deficiency of the Re, approach by extending the behavioural modelling methodology [6] to resonant converters. The advantage of the average models derived by the proposed high level presentation is their ability to emulate the DC, large signal and small signal responses of the corresponding switch mode or resonant system. Once derived, the models can be mi as they are on practically any modern circuit simulation package to obtain open-or closed-loop responses in the time andior frequency domain. The fundamental ideas of the proposed approach are exemplified by developing the behavioural model of a seriesparallel resonant converter and verifying the validity of the model against cycle by cycle simulation.
